		STUDY MODULE DE	ESCRIPTION FORM			
	f the module/subject al Systems Desi	gn	Code 1010804141010810032			
Field of study Electronics and Telecommunications			Profile of study (general academic, practical) general academic			
		communications		2/4		
Elective	path/specialty	-	Subject offered in: Polish	Course (compulsory, elective) obligatory		
Cycle of	study:		Form of study (full-time,part-time)			
	First-cyc	ele studies	part-time			
No. of h	ours			No. of credits		
Lectur	e: - Classes	s: - Laboratory: 15	Project/seminars:	- 4		
Status o	f the course in the study	program (Basic, major, other)	(university-wide, from another f	ield)		
		major	fro	om field		
Educati	on areas and fields of sci	ence and art		ECTS distribution (number and %)		
techr	ical sciences			4 100%		
	Technical scie	ences		4 100%		
Resp	onsible for subje	ect / lecturer:				
ema tel. (Wyd	ż. Piotr Remlein il: remlein@et.put.poz 665-3934 Iział Elektroniki i Teleł	komunikacji				
	Piotrowo 3A 60-965 Po	s of knowledge, skills and	l social compotoncios:			
Field		s of knowledge, skills and	a social competencies.			
1	Knowledge	K1_W05				
	Kilowicuge	Has a detailed, systematic knowledge of the fundamentals of circuit theory, together with necessary mathematical background; this knowledge allows him/her to understand, analyze and evaluate the operation of electrical circuits.				
•	Skills	K1_U09				
2		Demonstrates the ability to solve problems related to signal analysis in time domain and frequency				
3	Social	K1_K01				
0	competencies Is aware of the limitations of his/her current knowledge and skills; is committed to further self- study.					
Assu	mptions and obj	ectives of the course:				
The ma	ain aim of the lecture i	s knowledge of basic design digita	l circuits and systems.			
	Study outco	mes and reference to the	educational results for	a field of study		
Know	/ledge:			-		
		ndations and principles of design o cal foundations of analysis and de				
	ů.	ction, architecture and practical ap	plication of digital circuits.	- [K1_W12]		
Skills	:					
consid	eration predefined crite	and build digital circuits , using ap eria. Is able to use models, catalo and design circuits and systems u	gue cards and application note			
2. Is at select	ele to use catalogues, appropriate elements	find required information from app s and electronic circuits [K1_U	lication notes of semiconducto 12]	r elements and digital circuits,		
3. Is at	le to analyze and des	ign logic circuits [K1_U24]				
		on from Polish or English language tion, draw conclusions, and justify	-	er sources. Is able to		

Social competencies:

3

84

Is aware of the limitations of his/her current knowledge and skills; is committed to further self-study. - [K1_K01]
 Demonstrates responsibility and professionalism in solving technical problems. Is able to participate in collaborative projects. - [K1_K02]

Assessment methods of study outcomes	
--------------------------------------	--

Lab reports and written exam

Course description

Laboratory-

Number systems, binary arithmetic, logical functions, design of combinational circuits, minimization method?s, arithmetic circuits, programmable logic devices, sequential circuits, flip-flops, registers and counters, sequential circuits analysis and design, automated synthesis of finite-state machines based on Mealy and Moore models, asynchronous circuits

Basic bibliography:

1. 1. Układy cyfrowe. Zbiór zadań z rozwiązaniami, Jerzy Tyszer, Grzegorz Mrugalski, Wydawnictwo Politechniki Poznańskiej, Poznań, 2004

- 2. 2. Logic and computer design fundamentals, M.M. Mano, C.R. Kime, Prentice Hall, Upper Saddle River, 1997
- 3. 3. Podstawy elektroniki cyfrowej, J. Kalisz, WKiŁ, Warszawa, 1998

Additional bibliography:

Practical activities

- 1. Arytmetyka komputerów, J. Biernat, PWN, Warszawa, 1996.
- 2. Logic and computer design fundamentals, M.M. Mano, C.R. Kime, Prentice Hall, Upper Saddle River, 1997.
- 3. Digital logic design, J.P. Hayes, Addison-Wesley, Reading, 1994
- 4. Practical digital logic design and testing, P.K. Lala,, Prentice Hall, Upper Saddle River, 1996
- 5. Synteza układów cyfrowych, T. Łuba, WKiŁ, Warszawa, 2003.

Result of average student's workload

Activity	Time (working hours)	
1. Laboratory		15
2. Preparation for the project	48	
3. Individual study, literature study	18	
4. Consultations with the lecturer	3	
5. Preparation for the Exam	14	
6. Exam		2
Student's wo	orkload	
Source of workload	hours	ECTS
Total workload	100	4
Contact hours	20	1